• Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Saturday, April 11, 2026
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » Rambus expands its line of DDR5 memory interface chips

Rambus expands its line of DDR5 memory interface chips

July 19, 2022
in All
A A

Rambus has expanded its DDR5 memory interface chip portfolio with the addition of the Rambus SPD (Serial Presence Detect) Hub and Temperature Sensor, complementing its Registering Clock Driver (RCD), to deliver high-performance, high-capacity memory solutions for DDR5 computing systems. Both the SPD Hub and Temperature Sensor are critical components on a memory module that sense and report important data for system configuration and thermal management. The SPD Hub is used in both server and client modules, including RDIMMs, UDIMMS and SODIMMS, and the temperature sensor is designed for server RDIMMs.

“The new performance levels of DDR5 memory place an increased premium on signal integrity and thermal management for server and client DIMMs,” said Sean Fan, chief operating officer at Rambus. “With over 30 years of memory subsystem design experience, Rambus is ideally positioned to deliver DDR5 chipset solutions which enable breakthrough bandwidth and capacity for advanced computing systems.”

Key features of the SPD Hub (SPD5118) include:

  • I2C and I3C bus serial interface support
    Advanced reliability features 
  • Expanded NVM space for customer-specific applications 
  • Low latency for fastest I3C bus rates 
  • Integrated temperature sensor 
  • Meets or exceeds all JEDEC DDR5 SPD Hub operational requirements (JESD300-5A) 

Key features of the Temperature Sensor (TS5110) include:

  • Precision thermal sensing
    I2C and I3C bus serial interface support 
  • Low latency for fastest I3C bus rates 
  • Meets or exceeds all JEDEC DDR5 Temperature Sensor operational requirements (JESD302-1.01)

https://www.rambus.com/rambus-expands-portfolio-of-ddr5-memory-interface-chips-for-data-centers-and-pcs/

Rambus samples 5600 MT/s DDR5 registering clock driver

Wednesday, October 13, 2021  Memory, Rambus  

Rambus has begun sampling its 5600 MT/s 2nd-generation registering clock driver (RCD) chip to the major DDR5 memory module (RDIMM) suppliers. This new level of performance represents a 17% increase in data rate over the first-generation 4800 MT/s Rambus DDR5 RCD. Rambus said it is able to deliver 5600 MT/s performance at lower latency and power while optimizing timing parameters for improved RDIMM margins.“The RCD is a mission-critical…

READ MORE


Tags: Blueprint columnsData CentersMemoryRambus
ShareTweetShare
Previous Post

Verizon lands $400M contract with FBI

Next Post

Augtera unveils its AI/ML-powered NetOps for data centers

Staff

Staff

Related Posts

Polar Semi lands funding to become US-owned merchant fab
Semiconductors

Argonne Leads DOE-Funded Project to Pioneer Extreme-Scale Memory

January 11, 2025
Rambus tapes out its 112G XSR SerDes PHY
All

Rambus and Micron Renew Patent Agreement for Five More Years

December 10, 2024
Alphawave demos 9.2 Gbps HBM3E, 1.2 TBps memory bandwidth
Semiconductors

Alphawave demos 9.2 Gbps HBM3E, 1.2 TBps memory bandwidth

June 20, 2024
Juniper enhances AI-native networking for SD-WAN and SASE
Video

Tech Update: Benchmarking Networking-for-AI

June 6, 2024
Rambus unveils 9.6 Gbps HBM3 Memory Controller IP
Semiconductors

Rambus unveils 9.6 Gbps HBM3 Memory Controller IP

October 25, 2023
Cadence says ready for TSMC’s 5nm FinFET
Financials

Cadence completes acquisition of Rambus SerDes assets

September 7, 2023
Next Post
Augtera unveils its AI/ML-powered NetOps for data centers

Augtera unveils its AI/ML-powered NetOps for data centers

Please login to join discussion

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version