• Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Friday, April 10, 2026
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » Cadence intros deep neural-network accelerator AI processor IP

Cadence intros deep neural-network accelerator AI processor IP

September 19, 2018
in All
A A

Cadence Design Systems introduced its deep neural-network accelerator (DNA) AI processor intellectual property for developers of articial intelligence semiconductors for use in applications spanning autonomous vehicles (AVs), ADAS, surveillance, robotics, drones, augmented reality (AR)/virtual reality (VR), smartphones, smart home and IoT.

The Cadence Tensilica DNA 100 Processor IP targets high performance and power efficiency across a full range of compute from 0.5 TeraMAC (TMAC) to 100s of TMACs. The company said processors based on this IP could deliver up to 4.7X better performance and up to 2.3X more performance per watt compared to other solutions with similar multiplier-accumulator (MAC) array sizes. Compatibility with the latest version of the Tensilica Neural Network Compiler enables support for advanced AI frameworks including Caffe, TensorFlow, TensorFlow Lite, and a broad spectrum of neural networks including convolution and recurrent networks. This makes the DNA 100 processor an ideal candidate for on-device inferencing for vision, speech, radar, lidar and co

“The applications for AI processors are growing rapidly, but running the latest neural network models can strain available power budgets,” said Mike Demler, senior analyst at the Linley Group. “Meeting the demands for AI capabilities in devices ranging from small, battery-operated IoT sensors to self-driving cars will require more efficient architectures. The innovative sparse compute engine in Cadence’s new Tensilica DNA 100 processor addresses these limitations and packs a lot of performance for any power budget.”

Tags: #AIBlueprint columnsCadence
ShareTweetShare
Previous Post

IEEE 802.11aq enables wireless service delivery

Next Post

Oclaro to showcase laser portfolio at ECOC 2018

Staff

Staff

Related Posts

Cadence Expands TSMC Partnership with AI-Driven Design
Semiconductors

Cadence Expands TSMC Partnership with AI-Driven Design

September 25, 2025
Cadence and NVIDIA Break Power Analysis Limits for Billion-Gate AI Chips
Semiconductors

Cadence and NVIDIA Break Power Analysis Limits for Billion-Gate AI Chips

August 13, 2025
Cadence Delivers 12.8Gbps DDR5 Memory Subsystem
Semiconductors

Cadence Delivers 12.8Gbps DDR5 Memory Subsystem

April 21, 2025
Cadence and AST SpaceMobile Collaborate on Space-Based Cellular Broadband Network
Space

Cadence and AST SpaceMobile Collaborate on Space-Based Cellular Broadband Network

December 4, 2024
Arista to align compute and network domains as a single managed AI entity
Clouds and Carriers

Telstra and Microsoft Accelerate AI in Australia

August 12, 2024
Cadence previews Janus Network-on-Chip interconnect tool
All

Cadence previews Janus Network-on-Chip interconnect tool

June 26, 2024
Next Post
Oclaro to showcase laser portfolio at ECOC 2018

Oclaro to showcase laser portfolio at ECOC 2018

Please login to join discussion

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version