• Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Wednesday, April 15, 2026
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » CHIPS R&D Office offers $1.6 Billion for Advanced Packaging

CHIPS R&D Office offers $1.6 Billion for Advanced Packaging

July 10, 2024
in Semiconductors
A A

The CHIPS Research and Development Office has unveiled plans for a major funding initiative aimed at revolutionizing semiconductor advanced packaging in the United States. With up to $1.6 billion in cooperative agreements and other transaction agreements, this program seeks to establish domestic capacity for cutting-edge packaging technologies crucial for next-generation computing, AI, and low-power electronics.

This funding is part of the broader CHIPS and Science Act, which allocated $39 billion for semiconductor manufacturing incentives and $11 billion for R&D. The National Advanced Packaging Manufacturing Program (NAPMP) is a key component of this R&D effort, focusing on developing advanced packaging technologies to maintain U.S. leadership in the semiconductor industry.

The announcement outlines five primary R&D areas, with a strong emphasis on photonics, chiplets, and advanced packaging technologies:

1. Equipment, Tools, Processes, and Process Integration

2. Power Delivery and Thermal Management

3. Connector Technology, Including Photonics and Radio Frequency (RF)

4. Chiplets Ecosystem

5. Co-design/Electronic Design Automation (EDA)

In the realm of photonics, the program aims to develop low-loss optical connections between packaged sub-assemblies, enabling high-speed, low-latency data transfer. This technology is crucial for meeting the increasing bandwidth demands of advanced computing systems.

Chiplets are a central focus of the initiative, with an entire R&D category dedicated to developing a comprehensive chiplet ecosystem. This approach aims to enable the creation of application-specific integrated packages that surpass the capabilities of traditional monolithic ASICs, potentially revolutionizing semiconductor design and manufacturing.

Advanced packaging serves as the foundation for all R&D areas, with a focus on developing end-to-end packaging flows suitable for industry adoption. The program emphasizes heterogeneous integration and the dual goals of scaling down package features while scaling out to accommodate more chips per package.“The National Advanced Packaging Manufacturing Program will enable a packaging sector within the United States that outpaces the world through innovation driven by robust R&D,” said Under Secretary of Commerce for Standards and Technology and National Institute of Standards and Technology (NIST) Director Laurie E. Locascio. “Within a decade, through R&D funded by CHIPS for America, we will create a domestic packaging industry where advanced node chips manufactured in the U.S. and abroad can be packaged within the United States and where innovative designs and architectures are enabled through leading-edge packaging capabilities.

The CHIPS R&D Office anticipates awarding multiple grants of up to $150 million each, with project durations of up to 5 years. The program strongly encourages collaboration between industry, academia, and non-profit organizations to foster a robust ecosystem for advanced packaging innovation.

Key Points:

• Total funding of up to $1.6 billion available for advanced packaging R&D

• Individual awards of up to $150 million for projects lasting up to 5 years

• Focus on five R&D areas, including photonics, chiplets, and advanced packaging

• Aim to establish domestic capacity for cutting-edge packaging technologies

• Part of the broader CHIPS and Science Act’s $11 billion R&D initiative

• Emphasis on industry-academia collaboration to foster innovation ecosystem

• Prototype development opportunities included to demonstrate new packaging flows

This funding initiative represents a significant step in the U.S. government’s efforts to reinvigorate domestic semiconductor research and manufacturing. By focusing on advanced packaging technologies, the program aims to position the United States at the forefront of the next wave of semiconductor innovation, crucial for maintaining technological leadership in an increasingly competitive global landscape.

https://www.nist.gov/system/files/documents/noindex/2024/07/09/CHIPS%20NAPMP%20NOI_07092024.pdf

Source: NIST
Tags: ChipletsCHIPs Act
ShareTweetShare
Previous Post

SEMI: Global semiconductor equipment sales to hit record $109B in 2024

Next Post

Deutsche Telekom’s Dr. Mudesir appointed chair of O-RAN Alliance

Jim Carroll

Jim Carroll

Editor and Publisher, Converge! Network Digest, Optical Networks Daily - Covering the full stack of network convergence from Silicon Valley

Related Posts

NIST Issues Broad Agency Announcement to Advance U.S. Microelectronics
Semiconductors

NIST Issues Broad Agency Announcement to Advance U.S. Microelectronics

September 25, 2025
NVIDIA Video: Network Architecture for Scaling AI
Video

Alphawave Semi video: Use Cases for Chiplets in AI Clusters

February 13, 2025
OCP and JEDEC advance chiplet design
Start-ups

Baya Systems Adds Semiconductor Vets to its Board

January 28, 2025
Ultra Accelerator Link group aims for open interconnect standard
Semiconductors

Arm Releases First Public Specification for its Chiplet System Architecture

January 23, 2025
Keysight Advances Chiplet Design with UCIe 2.0 and BoW Standards
Semiconductors

Keysight Advances Chiplet Design with UCIe 2.0 and BoW Standards

January 21, 2025
Natcast Leads U.S. National Semiconductor Technology Center with $6.3B Funding
Semiconductors

Natcast Leads U.S. National Semiconductor Technology Center with $6.3B Funding

January 16, 2025
Next Post
Ekinops opens R&D hub in Lannion

Ekinops Reports Q2 and H1 2024 Financial Results

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version