• Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Thursday, April 30, 2026
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » Intel Announces High-k Breakthrough in Transistor Design

Intel Announces High-k Breakthrough in Transistor Design

January 25, 2007
in Uncategorized
A A

Intel announced a breakthrough that significantly reduces transistor leakage and increases performance in its 45nm process technology.

Described as one of the biggest advancements in fundamental transistor design in forty years, Intel said the use of new materials with “high-k” properties will enable hundreds of millions of transistors to be included in its next generation Intel Core 2 Duo, Intel Core 2 Quad and Xeon families of multi-core processors. The company also said it has five early-version products up and running — the first of fifteen 45nm processor products planned from Intel.

Intel believes it has extended its lead of more than a year over the rest of the semiconductor industry with the first working 45nm processors of its next-generation 45nm family of products — codenamed “Penryn.”

“The implementation of high-k and metal materials marks the biggest change in transistor technology since the introduction of polysilicon gate MOS transistors in the late 1960s,” said Intel Co-Founder Gordon Moore.

Intel said its breakthrough centers on the transistor gate dielectric — an insulator underneath the gate that separates it from the channel where current flows. Silicon dioxide has been used to make the transistor gate dielectric for more than 40 years because of its manufacturability and ability to deliver continued transistor performance improvements as it has been made ever thinner.
Intel has successfully shrunk the silicon dioxide gate dielectric to as little as 1.2nm thick — equal to five atomic layers — on its previous 65nm process technology, but the continued shrinking has led to increased current leakage through the gate dielectric, resulting in wasted electric current and unnecessary heat.

To solve this critical issue, Intel replaced the silicon dioxide with a thicker hafnium-based high-k material in the gate dielectric, reducing leakage by more than 10 times compared to the silicon dioxide used for more than four decades. Because the high-k gate dielectric is not compatible with today’s silicon gate electrode, the second part of Intel’s 45nm transistor material recipe is the development of new metal gate materials. While the specific metals that Intel uses remains secret, the company will use a combination of different metal materials for the transistor gate electrodes.

http://www.intel.com

Tags: AllSilicon
ShareTweetShare
Previous Post

Extreme Networks Posts Revenue of $86.9 Million

Next Post

Orange "Unik for Professionals" Combines Fixed/Mobile Telephony

Staff

Staff

Related Posts

Montage Technology Samples PCIe 6.x/CXL 3.x Retimer Chips
Data Centers

Montage Technology Samples PCIe 6.x/CXL 3.x Retimer Chips

January 22, 2025
Intel marks first EUV light at Fab 34 in Ireland
Semiconductors

Intel marks first EUV light at Fab 34 in Ireland

December 30, 2022
Blueprint: Building wholesale networks with OTN
All

Blueprint: Building wholesale networks with OTN

December 20, 2022
Huawei and Orange achieve 157 Tbps over 120km fiber link

Huawei and Orange achieve 157 Tbps over 120km fiber link

December 20, 2022
Oracle opens cloud region in Chicago
All

Oracle opens cloud region in Chicago

December 20, 2022
BT trials C-RAN in Leeds
All

BT trials C-RAN in Leeds

December 19, 2022
Next Post

NDS Announces Peer-to-Peer Content Sharing and Distributed-DVR Capabilities

Please login to join discussion

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version