• Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Saturday, April 11, 2026
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » Joint ASML-imec Lab to accelerate High NA EUV for chip foundries

Joint ASML-imec Lab to accelerate High NA EUV for chip foundries

June 9, 2024
in Semiconductors
A A

ASML and imec (Interuniversity Microelectronics Centre), a renowned research and development organization based in Leuven, Belgium, inaugurated a new High NA EUV Lithography Lab in Veldhoven, the Netherlands.

The new facility is equipped with a prototype High NA EUV scanner (TWINSCAN EXE:5000) and surrounding processing and metrology tools.

The opening of the joint ASML-imec High NA EUV Lab marks a significant milestone in preparing High Numerical Aperture (NA) Extreme Ultraviolet (EUV) technology for high-volume manufacturing, projected for the 2025-2026 timeframe. This facility provides leading-edge logic and memory chip manufacturers access to a High NA EUV prototype scanner and essential tools, aiding them in de-risking the technology and developing private use cases before the scanners are operational in their production fabs. Additionally, the broader ecosystem of material and equipment suppliers, as well as participants in imec’s High NA patterning program, will also have access.

The readiness of the 0.55 NA EUV scanner and supporting infrastructure followed extensive preparations starting in 2018. ASML and ZEISS developed specific solutions for the High NA EUV scanner, addressing challenges such as the source, optics, lens anamorphicity, stitching, reduced depth of focus, edge placement errors, and overlay accuracy. Concurrently, imec and its extended supplier network prepared the patterning ecosystem, developing advanced materials, photomasks, metrology and inspection techniques, imaging strategies, optical proximity correction, and integrated patterning and etch techniques. These efforts culminated in the first successful exposures of 10 nm dense lines printed on metal oxide resists using the prototype scanner.

Key Points:

  • ASML and imec open High NA EUV Lab to prepare for high-volume manufacturing.
  • High NA EUV anticipated for production use in 2025-2026.
  • Lab provides access to prototype scanner and tools for chip manufacturers.
  • Broader ecosystem of material and equipment suppliers also gain access. Preparations since 2018 involved ASML, ZEISS, and imec’s extended network.
  • First successful exposures of 10 nm dense lines achieved with prototype scanner.
Source: ASML
Tags: ASMLNetherlands
ShareTweetShare
Previous Post

Indonesia’s Telin builds Cable Landing Station for Bifrost subsea cable

Next Post

Rapidus and IBM target 2nm chiplet packaging technology

Jim Carroll

Jim Carroll

Editor and Publisher, Converge! Network Digest, Optical Networks Daily - Covering the full stack of network convergence from Silicon Valley

Related Posts

QuiX Quantum Raises €15 Million for Photonic Quantum Computer
Quantum

QuiX Quantum Raises €15 Million for Photonic Quantum Computer

July 16, 2025
stc Carries 1Tbps Wavelength across 850km with Nokia
Security

Worldstream Deploys Nokia DDoS Protection

March 17, 2025
stc Carries 1Tbps Wavelength across 850km with Nokia
Optical

Nokia to Provide Optical Network for TenneT’s North Sea Wind Platforms

January 14, 2025
Corning Introduces a New Material for EUV Chipmaking
Optical

European Photonic Chip Pilot Plant to be Built in the Netherlands

November 18, 2024
New Subsea Cable to link UK, Netherlands, Germany, Denmark, and Norway
Subsea

New Subsea Cable to link UK, Netherlands, Germany, Denmark, and Norway

May 29, 2024
Nokia packs 25G PON starter kit
All

Netherland’s signetbreedband deploys Nokia’s advanced core

May 21, 2024
Next Post
Rapidus and IBM target 2nm chiplet packaging technology

Rapidus and IBM target 2nm chiplet packaging technology

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version