• Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Tuesday, April 14, 2026
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » Market drivers for Active Electrical Cables

Market drivers for Active Electrical Cables

October 23, 2022
in All
A A

Marvell has confirmed that  that leading cable manufacturers, including Amphenol, Molex, and TE Connectivity, are sampling to cloud data center operators their 100G/lane active electrical cables (AECs) powered by Marvell Alaska A PAM4 DSPs.

 At these speeds, the physical reach achievable with passive direct attach cables (DACs) falls short of the distance requirements for server-to-ToR (top of rack) and switch-to-switch interconnects. For cloud operators to continue their routine data center bandwidth doubling, most of these interconnects must transition from DAC to AEC. 

Marvell says the new AECs enable next-generation 400G, 800G and 1.6T server-to-switch and switch-to-switch interconnects that require 100G serial I/Os.

Marvell’s Alaska A family further applies advanced DSP equalization techniques and flexible firmware-based implementation to optimally compensate for the impairments introduced by the cable on the high-speed 100G PAM4 signal. This provides the ability to deploy thin cables that address the reach and flexibility needs of next-generation data center architectures.

Here is a over of the market from Venu Balasubramonian,  VP of product marketing, High Speed Connectivity and PHY Business Unit, Marvell.

https://youtu.be/Ii2g9Ftt8mQ

Marvell to acquire Tanzanite for Compute Express Link (CXL)

Monday, May 09, 2022  Data Centers, Marvell, Mergers And Acquisitions, Silicon, Start-Ups  

Marvell agreed to acquire privately-held Tanzanite Silicon Solutions, a start-up based in Milpitas, California that is developing advanced Compute Express Link (CXL) technologies. Terms of the all-cash transaction were not disclosed. Marvell said the future cloud data center will be built on fully disaggregated architecture utilizing CXL technology, requiring greater high-speed interconnectivity than ever combined with optimized compute, networking,…

READ MORE

Marvell intros 400G/800G PAM4 DSPs for Active Electrical Cables

Wednesday, March 02, 2022  #OFC22, 400G, 800G, AEC, Marvell, Silicon  

Marvell introduced its Alaska A PAM4 DSP family for Active Electrical Cables (AECs) designed for data center interconnects by hyperscale customers.The new Alaska 400G/800G DSPs, fabricated in 6nm process, leverages Marvell’s PAM4 DSP technology to improve signal integrity in copper, short reach AECs to address emerging 100G/lane adoption in cloud data center interconnect architectures. The new Alaska 400G/800G DSPs add to Marvell’s comprehensive…

READ MORE


Tags: AECBlueprint columnsMarvell
ShareTweetShare
Previous Post

1.6Tbps OSFP-XD AECs for hyperscale spines

Next Post

Progress with ODSA Chiplets and Bunch-of-Wires Interface

Staff

Staff

Related Posts

Marvell Adds Active Copper Cable Equalizers
All

Marvell Adds Active Copper Cable Equalizers

October 14, 2025
Matt Murphy appointed Chair of Marvell’s Board
Optical

ECOC25: Marvell Highlights CPO, 800G COLORZ, and 1.6T PAM4 DSP

September 25, 2025
Matt Murphy appointed Chair of Marvell’s Board
Semiconductors

Marvell Expands Share Repurchase by $5B, CEO Outlines AI and Data Center Pipeline

September 24, 2025
Marvell pushes ahead to 2nm with TSMC
Semiconductors

Marvell Expands CXL with CPU and DRAM Interoperability

September 2, 2025
Matt Murphy appointed Chair of Marvell’s Board
Financials

Marvell Doubles Down on AI With Record $2B Quarter and Optical Milestones

August 28, 2025
Marvell Debuts 64 Gbps Bi-Directional Die-to-Die Interface in 2nm
All

Marvell Debuts 64 Gbps Bi-Directional Die-to-Die Interface in 2nm

August 26, 2025
Next Post
Progress with ODSA Chiplets and Bunch-of-Wires Interface

Progress with ODSA Chiplets and Bunch-of-Wires Interface

Please login to join discussion

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version