• Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Sunday, April 12, 2026
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » Montage Technology Samples PCIe 6.x/CXL 3.x Retimer Chips

Montage Technology Samples PCIe 6.x/CXL 3.x Retimer Chips

January 22, 2025
in Data Centers, Semiconductors
A A

Montage Technology has launched sampling of its latest PCIe® 6.x/CXL® 3.x Retimer, designated M88RT61632. Designed for high-bandwidth applications such as artificial intelligence (AI) and cloud computing, this chip supports data rates up to 64GT/s—doubling the capacity of PCIe 5.0—and is based on Montage’s proprietary PAM4 SerDes IP. The chip features advanced digital signal processing (DSP) architecture, ensuring excellent signal integrity with a link budget up to 43dB and minimizing latency while addressing key challenges like crosstalk and signal reflection. With enhanced telemetry and link training, the Retimer enables real-time link monitoring and fault diagnostics, catering to the reliability demands of AI clusters and cloud infrastructures.

Compliant with PCIe 6.x and CXL 3.x standards, the M88RT61632 has demonstrated robust interoperability with CPUs, endpoint devices, and test systems, making it well-suited for widespread deployment in cloud data centers. Montage also announced that it is advancing the development of PCIe 7.0 Retimer solutions, reinforcing its position in next-generation interconnect technologies. President Stephen Tai commented, “The rapid growth of AI and cloud computing has accelerated the evolution of PCIe/CXL technologies and products, creating substantial market opportunities for Retimer applications.”

• High Performance: Supports data rates up to 64GT/s with low latency, leveraging Montage’s proprietary PAM4 SerDes IP.

• Advanced Features: Includes DSP architecture for signal integrity, comprehensive telemetry, and fault diagnostics.

• Application Fit: Targets AI servers, active electrical cables (AECs), and storage systems.

• Interoperability: Demonstrates robust compatibility with CPUs, endpoint devices, and test systems.

• Development Tools: Offers reference designs, evaluation boards, and software tools for faster product launches.

• Future Roadmap: Montage is developing PCIe 7.0 Retimer technology for next-generation solutions.

Founded in 2004 and headquartered in Shanghai, Montage Technology was co-founded by Dr. Howard Yang.

  • Montage’s portfolio includes a range of PCIe/CXL Retimer solutions, memory buffer chips, and timing devices. Its core technology leverages advanced SerDes architectures and signal processing techniques to address high-bandwidth interconnect challenges. The company actively collaborates with leading CPU, AI, and cloud vendors to drive innovation. In 2024, Montage achieved several key milestones, including the launch of its PCIe 5.0/CXL 2.0 Retimer and expanded collaborations with hyperscalers for AI and machine learning systems.

Tags: CXLSilicon
ShareTweetShare
Previous Post

Patrik Hammarén Appointed President of Nokia Technologies

Next Post

Console Connect and Zenlayer Unite to Transform Global Connectivity Ecosystem

Jim Carroll

Jim Carroll

Editor and Publisher, Converge! Network Digest, Optical Networks Daily - Covering the full stack of network convergence from Silicon Valley

Related Posts

Marvell pushes ahead to 2nm with TSMC
Semiconductors

Marvell Expands CXL with CPU and DRAM Interoperability

September 2, 2025
Marvell intros Structera CXL for Enhanced Memory Performance
Semiconductors

Marvell intros Structera CXL for Enhanced Memory Performance

July 30, 2024
Samsung builds CXL infrastructure certified by Red Hat
All

Samsung builds CXL infrastructure certified by Red Hat

June 24, 2024
Ultra Accelerator Link group aims for open interconnect standard
Semiconductors

Astera demos PCIe optical connectivity for expansive GPU clusters

June 19, 2024
Alphawave Semi tapes out multi-protocol I/O connectivity chiplet
Optical

Alphawave Semi tapes out multi-protocol I/O connectivity chiplet

June 14, 2024
OCP: Introducing CXL Memory Pooling
Data Centers

Compute Express Link (CXL) 3.1 spec released

November 15, 2023
Next Post
Console Connect and Zenlayer Unite to Transform Global Connectivity Ecosystem

Console Connect and Zenlayer Unite to Transform Global Connectivity Ecosystem

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version