• Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Thursday, April 30, 2026
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » Xilinx 7 series FPGAs Pack 2 Million Logic Cells in 28nm

Xilinx 7 series FPGAs Pack 2 Million Logic Cells in 28nm

June 20, 2010
in Uncategorized
A A

Xilinx introduced its 7 series FPGAs boasting greater power efficiency and a capacity of up to 2 million logic cells on a unified architecture that scales across low-cost to ultra high-end applications, ranging from portable ultrasound equipment consuming less than 2 watts and automobile infotainment systems driven by 12 volts, as well as low-cost LTE baseband and femtocell base stations. The Virtex-7 family delivers a 2X system performance improvement at 50 percent lower power compared to Virtex-6 devices.

“The 7 series represents a new juncture for Xilinx, and the FPGA industry in general, as we bring our technology portfolio to new markets by putting a significant emphasis on lowering power consumption,” said Xilinx President and CEO Moshe Gavrielov. “In addition to delivering what we and our customers expect from Moore’s Law in terms of capacity and performance with each new generation, we continue our focus on opening programmable logic to a broader audience by delivering design platforms targeted toward the specific needs of new users and markets.”

The 28nm families extend Xilinx’s Targeted Design Platform strategy introduced with the company’s 40nm Virtex-6 and 45nm Spartan-6 FPGA families, now in volume production.

Power efficiency is achieved by adopting a unique HKMG (high-K metal gate) process optimized for low static power consumption. The devices use the same logic architecture, Block RAM, clocking technology, DSP slices, and SelectIO technology and build on previous generations of devices delivered by Xilinx’s patented Virtex series ASMBL block architecture.

Initial devices will be available in Q1 of CY2011.
http://www.xilinx.com/7

Tags: AllSilicon
ShareTweetShare
Previous Post

Australia's NBN Co and Telstra Reach Sharing Agreement

Next Post

Google Voice Hits One Million Users

Staff

Staff

Related Posts

Montage Technology Samples PCIe 6.x/CXL 3.x Retimer Chips
Data Centers

Montage Technology Samples PCIe 6.x/CXL 3.x Retimer Chips

January 22, 2025
Intel marks first EUV light at Fab 34 in Ireland
Semiconductors

Intel marks first EUV light at Fab 34 in Ireland

December 30, 2022
Blueprint: Building wholesale networks with OTN
All

Blueprint: Building wholesale networks with OTN

December 20, 2022
Huawei and Orange achieve 157 Tbps over 120km fiber link

Huawei and Orange achieve 157 Tbps over 120km fiber link

December 20, 2022
Oracle opens cloud region in Chicago
All

Oracle opens cloud region in Chicago

December 20, 2022
BT trials C-RAN in Leeds
All

BT trials C-RAN in Leeds

December 19, 2022
Next Post

Cubic Acquires Safe Harbor for CyberSecurity

Please login to join discussion

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2025 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version